

# [www.sp860.com](http://www.sp860.com) 00:453100829 **Foxconn Precision Co. Inc.** **G31M05 Schematic**

**Fab.A**  
**Data: 2007/6/15**


## Page Index


01. Index Page	25. ICH7 -1
02. Topology	26. ICH7 -2
03. Rest Map	27. ICH7 -3
04. Clock Distribution	28. REAR USB
05. Power Delivery Map	29. TPM
06. Power Sequence	30. PCIE1X
07. BLANK	31. PCI Slot
08. CK505 ClockGen	32. LAN-RTL8101E/RTL8111C
09. Power / MISC Connectors	33. AUDIO 662
10. Voltage Regulator Down 11	34. AUDIO PORT
11. OUTPUT CAP	35. Super I/O ITE8718F/GX
12. 1D25V 1D5V FSB	36. Keyboard / Mouse / Fan
13. STR1D8V 3D3_DUAL	37. Serial / Parallel
14. LGA775 -1	38. FRONT USB
15. LGA775 -2	39. changlist
16. Broadwater -GMCH -1	
17. Broadwater -GMCH -2	
18. Broadwater -GMCH -3	
19. DDR2 Channel A Termination	
20. DDR2 Channel A DIMM1, 2	
21. DDR2 Channel B Termination	
22. DDR2 Channel B DIMM1, 2	
23. PCI Express x16 Gfx Slot	
24. VGA Connector	

**FOXCONN**

**FOXCONN PCEG**

Title <b>Index Page</b>		
Size C	Document Number <b>G31M05</b>	Rev A
Date: Thursday, February 21, 2008	Sheet 1	of 41





14.318MHz

www.sp860.com

QQ: 453100829

CPU

CK-505

CPU 200/266/333 MHz Diff Pair

MCH 200/266/333 MHz Diff Pair

PCI Express 100 MHz Diff Pair

PCI Express x16 Gfx

DOT 96 MHz Diff Pair

PCI Express/DMI 100 MHz Diff Pair

PCI Express/DMI 100 MHz Diff Pair

USB/SIO 48 MHz

ICH 33 MHz

REF 14 MHz

PCI 33 MHz

PCI Slot 1

TPM 33 MHz

TPM

SIO 33 MHz

SATA 100 MHz Diff Pair

PCI Express 100 Mhz Diff Pair

GMCH  
BroadwaterChannel A DDR2  
DIMM1Channel B DDR2  
DIMM1

ICH7

SPI Clock

SPI

Azalia Bit Clock

HD Audio


32.768KHz

Super I/O


FOXCONN®

FOXCONN PCEG


Title		
Clock Distribution		
Size	Document Number	Rev
C	G31M05	A
Date:	Thursday, February 21, 2008	Sheet 4 of 39




## S5-&gt;S0




## S0-&gt;S5



## S0-&gt;S3



## S3-&gt;S0



FOXCONN PCEG

Title		
Power Sequence		
Size	Document Number	Rev
C	G31M05	A
Date:	Thursday, February 21, 2008	Sheet 6 of 39

www.sp860.com QQ: 453100829



**FOXCONN PCEG**

Title

**BLANK**

Size  
A



Document Number

**G31M05**




Rev  
A


Date: Thursday, February 21, 2008


Sheet 7 of 39












**OUTPUT CAP**



***G31M05***

Date: Thursday, February 21, 2008


Sheet 11 of 39

QQ: 453100829













1D8V\_STR



3D3V\_DUAL

























**FOXCONN****FOXCONN PCEG**

















<<M\_ODT\_A[1..0] 17,20  
 <<M\_SCKE\_A[1..0] 17,20  
 <<M\_BS\_A[2..0] 17,20  
 <<M\_MAA\_A[14..0] 17,20





Channel A VTT\_0.9V high-frequency decoupling caps.  
Place as close to termination resistors as possible





Channel A VTT\_0.9V Mid Range decoupling caps.  
Placed in termination Island

**FOXCONN**


FOXCONN PCEG






Channel A DIMM 1 1.8V high-frequency decoupling caps.  
place as close to DIMM power pins as possible






close to DIMM pin  
Width 10 mils minimum, Spacing 10 mils minimum.




Channel A DIMM II 1.8V high-frequency decoupling caps.  
place as close to DIMM power pins as possible




<<M\_SCKE\_B[1..0] 17.22  
 <<M\_BS\_B[2..0] 17.22  
 <<M\_MAA\_B[14..0] 17.22  
 <<M\_ODT\_B[1..0] 17.22



Channel B VTT\_0.9V Mid Range decoupling caps.  
Placed in termination Island









Channel B VTT\_0.9V high-frequency decoupling caps.  
Place as close to termination resistors as possible




FOXCONN PCEG

QQ: 453100829















#### RGB routing


1. from GMCH to the first 150 ohm resistor: 7.5 mils(min. 6 mils spacing)
2. from the first 150 ohm res. to the second 150 ohm resistor: 4 mils
3. from the second 150 ohm resistor to connector: 4 mils
4. spacing minimum 6 mils, 30 mils spacing is recommended
5. R,G,B should be length matched to 700 mils, max. length is 8400 mils
6. R,G,B signals should be ground referenced



The 150 Ohm resistors near VGA connector and minimizing length to filter. The filters to VGA connector maximum distance 800 mils.




C15,C26 Near by the connector


















GPIO[39:16,23:25,19,7:0] default as inputs and should be pulled up to Vcc3.3 if unused.  
GPIO[31:29,5:6] default as inputs and should be pulled up to Vcc3.3 if unused.

33 ICH\_RSTJ  
33 ICH\_SYNC  
33 ICH\_SDOUT  
33 ICH\_BCLK




double check unused GPIO pins


SIO PME change to GPIO8



### Chassis Intruder Header




Steven Sun Update 2007.03.28





This clip is for ICH7 32.768KHz Crystal clip.

### SPI Population Options




FOXCONN PCEG



Index Page		Rev
Size	Document Number	A
C	G31M05	
Date	Saturday, February 23, 2008	Sheet 25 of 39



**SATARBIA connection**  
5 mils width, length no longer than 500 mils  
Trace tied together close to pins.




IDE data lines should be matched to strobes(IORJ, RDY)within +/- 250 mils,  
strobes should be matched to their complement within +/- 10 mils



**CLR\_CMOS(2-3)**

Jumper\_2P\_Blu




#### Clear CMOS

CLR_CMOS	CMOS
Clear	(1-2)
Normal	(2-3) <b>Default</b>




## Rear Dual USB Connector






www.sp860.com

QQ: 453100829



Need check?



**FOXCONN®**

**FOXCONN PCEG**





Title			
FWH			
Size	Document Number		Rev
Custom	G31M05		A
Date:	Saturday, February 23, 2008	Sheet	29 of 41

www.sp860.com QQ: 453100829




**FOXCONN PCEG**

Title		
PCI Express x1 Slot		
Size	Document Number	Rev
Custom	G31M05	A
Date:	Thursday, February 21, 2008	Sheet 30 of 41



www.sp860.com

QQ: 453100829






www.sp860.com QQ: 453100829





**FOXCONN PCEG**

Title		
Index Page		
Size	Document Number	Rev
Custom	G31M05	A
Date:	Thursday, February 21, 2008	Sheet 34 of 39



## System Temperature Monitor



## CPU Temperature Monitor




## Voltage Monitor



## COM A




## COM B




## Power On Strapping Options

Symbol	value	Description
JP1 Pin 121	Flashseg1_EN	1 Disabled.
JP2 Pin 122	VIDO_EN	0 Flash I/F Address Segment 1 (FFFF_0000h-FFFF_FFFFh, 000E_0000h-000F_FFFFh) is enabled
JP3 Pin 124	CHIP_SEL	1 Disable VID output pins
JP4 Pin 1	BUF_SEL	1 Use for chip 1 when two IT8718F exit in the same system. Chip is selected in conjunction with "Global Configuration Register - Index 22, bit 7"
JP5-JP7 Pin 2 & 46	FAN_CTL_SEL	11 The output buffers of PCIRST1#, PCIRST2#, PCIRST3# and PCIRST4# are open-drain.
JP6 Pin 5	VID_ISEL	1 The output buffers are push-pull.
JP7 Pin 46	WDT_EN	1 The default value of EC Index 15h / 16h / 17h is 00h
		11 The default value of EC Index 15h / 16h / 17h is 20h
		00 The default value of EC Index 15h / 16h / 17h is 40h
		01 The default value of EC Index 15h / 16h / 17h is 60h
		1 The threshold voltage of VID is 2.0 / 0.8V
		0 The threshold voltage of VID is 0.8 / 0.4V
		1 Disable WDT to reset PWROK
		0 Enable WDT to reset PWROK

## IT8718F-S/GX-L



## Hardware Monitoring



## Power On Strapping Options

Symbol	value	Description
JP1 Pin 121	Flashseg1_EN	1 Disabled.
JP2 Pin 122	VIDO_EN	0 Flash I/F Address Segment 1 (FFFF_0000h-FFFF_FFFFh, 000E_0000h-000F_FFFFh) is enabled
JP3 Pin 124	CHIP_SEL	1 Disable VID output pins
JP4 Pin 1	BUF_SEL	1 Use for chip 1 when two IT8718F exit in the same system. Chip is selected in conjunction with "Global Configuration Register - Index 22, bit 7"
JP5-JP7 Pin 2 & 46	FAN_CTL_SEL	11 The output buffers of PCIRST1#, PCIRST2#, PCIRST3# and PCIRST4# are open-drain.
JP6 Pin 5	VID_ISEL	1 The output buffers are push-pull.
JP7 Pin 46	WDT_EN	1 The default value of EC Index 15h / 16h / 17h is 00h
		11 The default value of EC Index 15h / 16h / 17h is 20h
		00 The default value of EC Index 15h / 16h / 17h is 40h
		01 The default value of EC Index 15h / 16h / 17h is 60h
		1 The threshold voltage of VID is 2.0 / 0.8V
		0 The threshold voltage of VID is 0.8 / 0.4V
		1 Disable WDT to reset PWROK
		0 Enable WDT to reset PWROK









ALC662

www.sp860.com

QQ: 453100829


Rear AUDIO




12V to 5V Power Regulator

## FRONT AUDIO HEADER

## SPDIF Header








All JD resistors should be placed near CODEC




# SM Bus Bridge


If use SUIO power good function, dummy Q7,Q6,Q8 pop R25,R18




QQ: 453100829



CPU FAN




System FAN




COM 1

PRT PORT



Ring

**FOXCONN®****FOXCONN PCEG**

Title		Serial / Parallel	G31M05	Rev A
Size	Document Number	Custom		
Date:	Saturday, February 23, 2008	Sheet	38	of 39

1. Change Lan RTL8111B colay RTL8101E to RTL8111 colay RTL8101E
2. Change Audio ALC888 colay ALC883 to ALC662 colay ALC888
3. Reserved Memory ratio schematic for over clock.
4. Del R108,C139,Q22,Q20,R107 and then connect VRMPWGD directly for VRD11.
5. Add R371,C501 for power button debounce circuit.
6. Reserved U15,U17 for TF spec.
7. Reserved TPM Header for TF spec.
8. Reserved U3,U6 for TF spec.
9. Add R8,R1,R5,R10,R6,R14,R87,R86,R85,R84,R78,R76,R73,R75,R41,R55 for Audio ESD
10. Reserved CIR function for TF spec.
11. Reserved NB FAN.
12. Reserved C307,C314,C324,C318,C348,C350,C360,C357 for TF Front Panel
13. Change R335 to 91ohm,R337 to 115ohm for Memory Power
14. Remove R338 and stuff R332 for FAN half speed when Power on.
15. Reserved R46 for realtek's suggestion
16. Reserved U9,C144,C145 for VCCA\_DAC
17. Add RT8111B SCH
18. Del EC72,EC55,EC54,EC73 for placement issue
19. Reserved R40,R25 For EMI
21. Add C16,C17 For RTL8111B LAN Chip EMI
22. Add FB22 For ITE suggestion
23. Reserved C497 for Front Panel ESD
24. Del Power V15SFR SCH
25. Add R208,R220 for further CPU
26. Reserved R321,R109,R320 for PCI RST
27. Disconnect SLP\_S4 with CLK Gen
28. Change C368,C371 from 18pF to 12pF
29. Change F\_AUDIO Pin7 connect to Audio\_GND directly and connect Pin6,Pin10 to codec through the resistor.
- After Gerber Out:
30. Reserved C506
31. Change R363 size from 0402 to 0603
32. Change R111 to 33ohm 1%
33. Add R400 100ohm 1%
34. Dummy Q24 C146
35. Reserved R94 In 8KS2H SKU
36. Reserved R114,C147,R110,Q23,Q26
37. Change R116,R118 to 10K 1%
38. Change C160 to 1uF 0603
39. Reserved Q39
40. Del CP2
41. Del EC29
42. Reserved R356
43. Change PCIe\_16x slot to 2EG48211-S7Y-4F
44. Del EC65,EC66
45. Add EC68
46. Change L25,L38 to 630307400-176-G
47. Reserved C451,C396,C375,C381,C430,C441,C355,C436,C447,C448,C397,C385,C446,C427,C405,C401,C395,C353,C390
48. Del RN17
49. Add R401,R402,R403 10K 5%
50. Add JP1,JP2, JP1(P1&P2),JP2(P1&P2)
51. Add R404 470ohm
52. Add EC69
53. Del EC46,EC47
54. Change L26,L37 to APL1108P-2R5L
55. Change C5,C6,C7 to 10pF
56. Change L8,L9,L10 to GL1608082NJT
57. Reserved C38,C65
58. Change CP14 to L40 10uH
59. Change L23 to 10uH
60. Add C139,C513,C514 10uF
61. Add EC65
62. Del CP24
63. Add R25 for EMC
64. Add R409,R410,R411 for Audio codec ESD protection
65. Change EC55 to 680uF
66. Change L23 From 10uH Inductor to 10ohm Resistor



FOXCONN PCEG

CHANGE LIST		
Size	Document Number	Rev
C	G31M05	A
Date:	Thursday, February 21, 2008	Sheet 41 of 41